



Power Your Critical Mission Today

VSC15-2800D SERIES

RADIATION TOLERANT DC-DC CONVERTERS



VSC15-2800D - Exact marking may differ from that shown

Models Available

 Input: 15 V to 50 V continuous, 80 V transient

 Dual outputs: ± 5 V, ± 12 V, or ± 15 V

 Wattage: 15 W

1.0 DESCRIPTION

The VSC15-2800D Series is a commercial off the shelf DC-DC converter designed for the 'New Space' market. Performance is guaranteed through the use of radiation lot acceptance tested (RLAT) components. Our proprietary packaging creates a dual side heatsinking option with very low outgassing.

Radiation tested to 42 MeV/mg/cm² and guaranteed to 30 MeV/mg/cm² for SEE and tested to 40 krad(Si) and guaranteed to 30 krad(Si) for TID in accordance with VPT's inhouse radiation hardness assurance (RHA) plan.

The VSC15-2800D Series are designed for smaller satellites in low earth orbits (LEO), launch vehicles, and NASA Class D missions where the balance of cost and guaranteed performance is critical.

1.1 FEATURES

- Output Voltage ± 5 V, ± 12 V, ± 15 V
- Wide input voltage range: 15 V to 50 V plus 80 V transient
- Continuous operation over full military temperature range of -55 °C to +100 °C with no power derating
- Fixed frequency
- Very low output noise
- No use of optoisolators
- Undervoltage lockout
- Current limit protection / short circuit protection

1.2 SPACE LEVEL CHARACTERIZATIONS

- Guaranteed TID performance to 30 krad(Si) including LDR
- SEE performance to 30 MeV/mg/cm². Transients are fully analyzed for cross-section and magnitude
- Radiation Hardness Assurance, see Section 6.5 herein
- Mean Time Between Failures (MTBF) calculations available
- Failure In Time (FIT) numbers available

1.3 MANUFACTURING AND COMPLIANCE

- Manufactured in an ISO9001, J-STD-001, and IPC-A-610 certified facility.

1.4 PACKAGING


- Low-profile: 1.175" x 1.585" x 0.360"
- Max weight: 32 g
- Outgassing less than 1.4% TML

1.5 ACCESSORIES


- VSCF3-28 EMI filter
- Use with Thermal Pad TP-009 or TP2-009

2.0 DIAGRAMS

2.1 BLOCK DIAGRAM



2.2 CONNECTION DIAGRAM



3.0 SPECIFICATIONS

3.1 ABSOLUTE MAXIMUM RATINGS

Absolute Maximum Ratings

Input Voltage (Continuous):	-0.5 V to 50 V	Operating Temperature (Full Load):	-55 °C to +100 °C
Input Voltage (Transient, 1 second):	-0.5 V to 80 V	Storage Temperature:	-55 °C to +125 °C
		Lead Solder Temperature (10 seconds):	300 °C

3.2 PERFORMANCE SPECIFICATIONS

Tcase = -55 °C to +100 °C, Vin = +28 V ± 5%, Full Load⁴, Unless Otherwise Specified

Parameter	Conditions	VSC15-2805D			VSC15-2812D			Units
		Min	Typ	Max	Min	Typ	Max	
INPUT								
Voltage	Continuous	15	28	50	15	28	50	V
	Transient, 1 sec ³	-	-	80	-	-	80	V
Current	INH < 1.5 V	-	4	6	-	4	6	mA
	No Load	-	50	65	-	50	65	mA
Ripple Current	20 Hz to 10 MHz	-	40	85	-	40	85	mApp
Undervoltage Lockout	Turn On	12	-	14.8	12	-	14.8	V
	Turn Off ³	11	-	14.5	11	-	14.5	V
OUTPUT STATIC								
Voltage	+Vout, Tcase = 25 °C	4.92	5	5.08	11.82	12	12.18	V
	+Vout, Tcase = -55 °C to 100 °C	4.87	5	5.13	11.70	12	12.30	V
	-Vout, Tcase = 25 °C	4.87	5	5.13	11.70	12	12.30	V
	-Vout, Tcase = -55 °C to 100 °C	4.82	5	5.18	11.58	12	12.42	V
Power ^{2,5}	Total	0	-	15	0	-	15	W
	Either Output	0	-	10.5	0	-	10.5	W
Current ^{2,5}	Total	0	-	3	0	-	1.25	A
	Either Output	0	-	2.1	0	-	0.88	A
Ripple Voltage	20 Hz to 10 MHz	-	20	50	-	20	50	mVpp
Line Regulation	+Vout, Vin = 15 V to 50 V	-	1	25	-	1	25	mV
	-Vout, Vin = 15 V to 50 V	-	30	150	-	30	150	mV
Load Regulation ⁶	+Vout, No Load to Full Load	-	1	25	-	1	25	mV
	-Vout, No Load to Full Load	-	20	100	-	20	100	mV
Cross Regulation, -Vout	+Vout: 70% load, -Vout: 30% load	-	150	400	-	250	500	mV
	+Vout: 30% load, -Vout: 70% load	-	150	400	-	250	500	mV
Load Fault Power Dissipation	Overload ³	-	-	8	-	-	8	W
	Short Circuit	-	-	8	-	-	8	W
OUTPUT DYNAMIC								
Load Step, Half to Full Load	Output Transient	-	120	400	-	140	400	mVpk
	Recovery ¹	-	250	450	-	200	500	µs
Line Step ³ , Vin = 16 V to 40 V	Output Transient	-	400	700	-	400	900	mVpk
	Recovery ¹	-	400	700	-	300	500	µs
Turn On, Vin = 0 to 28 V	Delay	-	10	20	-	10	20	ms
	Overshoot	-	0	25	-	0	50	mVpk
FUNCTION								
INH Pin Input ³	Output Inhibited	0	-	1.5	0	-	1.5	V
INH Pin Open Circuit Voltage ³	Output Enabled	9	11	13	9	11	13	V
GENERAL								
Efficiency		75	80	-	77	80	-	%
Capacitive Load ³	Either Output	-	-	500	-	-	500	µF
Switching Frequency		400	500	550	400	500	550	kHz
Isolation	500 V DC, Tcase = 25 °C	100	-	-	100	-	-	MΩ
Weight		-	-	32	-	-	32	g
MTBF (MIL-HDBK-217F)	SF @ Tcase = 55 °C	-	9.21	-	-	9.21	-	MHr
POST-RAD LIMITS⁷								
Output Voltage	+Vout, Tcase = -55 °C to +100 °C	4.77	5	5.23	11.46	12	12.54	V
	-Vout, Tcase = -55 °C to +100 °C	4.72	5	5.28	11.34	12	12.66	V

1. Time for output voltage to settle within 1% of steady-state value.

2. Derate linearly to 0 at 110°C.

3. Verified by initial electrical design verification. Post design verification, parameter shall be guaranteed to the limits specified.

4. Half load at +Vout and half load at -Vout.

5. Up to 70% of the total power or current can be drawn either of the two outputs.

6. 5% Load to Full Load at -55°C.

7. Post-RAD limits are within standard limits except where noted.

3.2 PERFORMANCE SPECIFICATIONS

Tcase = -55 °C to +100 °C, Vin = +28 V ± 5%, Full Load⁴, Unless Otherwise Specified

		VSC15-2815D			
Parameter	Conditions	Min	Typ	Max	Units
INPUT					
Voltage	Continuous	15	28	50	V
	Transient, 1 sec ³	-	-	80	V
Current	INH < 1.5 V	-	4	6	mA
	No Load	-	50	65	mA
Ripple Current	20 Hz to 10 MHz	-	40	85	mApp
Undervoltage Lockout	Turn On	12	-	14.8	V
	Turn Off ³	11	-	14.5	V
OUTPUT STATIC					
Voltage	+Vout, Tcase = 25 °C	14.77	15	15.23	V
	+Vout, Tcase = -55 °C to 100 °C	14.62	15	15.38	V
	-Vout, Tcase = 25 °C	14.62	15	15.38	V
	-Vout, Tcase = -55 °C to 100 °C	14.47	15	15.53	V
Power ^{2,5}	Total	0	-	15	W
	Either Output	0	-	10.5	W
Current ^{2,5}	Total	0	-	1	A
	Either Output	0	-	0.7	A
Ripple Voltage	20 Hz to 10 MHz	-	20	50	mVpp
Line Regulation	+Vout, Vin = 15 V to 50 V	-	1	25	mV
	-Vout, Vin = 15 V to 50 V	-	30	150	mV
Load Regulation ⁶	+Vout, No Load to Full Load	-	1	25	mV
	-Vout, No Load to Full Load	-	20	100	mV
Cross Regulation, -Vout	+Vout: 70% load, -Vout: 30% load	-	250	500	mV
	+Vout: 30% load, -Vout: 70% load	-	250	500	mV
Load Fault Power Dissipation	Overload ³	-	-	8	W
	Short Circuit	-	-	8	W
OUTPUT DYNAMIC					
Load Step, Half Load to Full Load	Output Transient	-	150	400	mVpk
	Recovery ¹	-	200	500	µs
Line Step ³ , Vin = 16 V to 40 V	Output Transient	-	400	900	mVpk
	Recovery ¹	-	300	500	µs
Turn On, Vin = 0 V to 28 V	Delay	-	10	20	ms
	Overshoot	-	0	50	mVpk
FUNCTION					
INH Pin Input ³	Output Inhibited	0	-	1.5	V
INH Pin Open Circuit Voltage ³	Output Enabled	9	11	13	V
GENERAL					
Efficiency		77	80	-	%
Capacitive Load ³	Either Output	-	-	500	µF
Switching Frequency		400	500	550	kHz
Isolation	500 V DC, Tcase = 25 °C	100	-	-	MΩ
Weight		-	-	32	g
MTBF (MIL-HDBK-217F)	SF @ Tcase = 55 °C	-	9.21	-	MHr
POST-RAD LIMITS⁷					
Output Voltage	+Vout, Tcase = -55 °C to +100 °C	14.32	15	15.68	V
	-Vout, Tcase = -55 °C to +100 °C	14.17	15	15.83	V

1. Time for output voltage to settle within 1% of steady-state value.

2. Derate linearly to 0 at 110°C.

3. Verified by initial electrical design verification. Post design verification, parameter shall be guaranteed to the limits specified.

4. Half load at +Vout and half load at -Vout.


5. Up to 70% of the total power or current can be drawn either of the two outputs.

6. 5% Load to Full Load at -55°C.


7. Post-RAD limits are within standard limits except where noted.

4.0 PERFORMANCE CURVES


4.1.1 VSC15-2805D Efficiency (Typical, 25 °C)



4.1.2 VSC15-2812D Efficiency (Typical, 25 °C)




4.1.3 VSC15-2815D Efficiency (Typical, 25 °C)




4.0 PERFORMANCE CURVES (CONTINUED)


4.2.1 VSC15-2805D Cross-Regulation (Typical, 25 °C)



4.1.2 VSC15-2812D Cross-Regulation (Typical, 25 °C)




4.1.3 VSC15-2815D Cross-Regulation (Typical, 25 °C)



5.0 MECHANICAL OUTLINES AND PINOUT

Standard Package Option:



1. Tolerances are ± 0.005 " unless otherwise stated
2. Case temperature is measured on the center of the baseplate surface
3. Mounting holes are not threaded. Recommended fastener is 4-40
4. Materials: Body (Epoxy); Pin (Tellurim Copper, alloy 145, gold over nickel plating)

Pin	Function	Pin	Function
1	CASE	5	+VOUT
2	INH	6	OUTCOM
3	INCOM	7	-VOUT
4	28VIN		

6.0 TECHNICAL NOTES

Please note that many of these functions are also demonstrated in detail on the VPT website in the form of [technical video labs](#).



6.1 GENERAL INFORMATION

6.1.1 Topology Description

The VSC15-2800D Series is an isolated dual-output flyback converter. It provides a positive and negative output voltage with respect to the OUTCOM pin. Up to 70% of the total output power is available from either output. The internal voltage regulation loop actively regulates the positive output using VPT's proprietary magnetic feedback technology. The negative output is regulated by cross-regulation of the transformer windings. The negative output is well-regulated for balanced load conditions. For unbalanced load conditions, refer to the cross-regulation performance graphs in Section 4.2 for expected performance. For a balanced or near-balanced load condition, the converter will regulate down to zero load, and no minimum load is required. For an unbalanced load condition, with negative loads greater than 10%, a minimum load of 10% is recommended on the positive output

6.1.2 External Components

The VSC15-2800D Series is designed to operate stand-alone in most applications. It does not require any external components for proper operation or to meet the datasheet specifications. Input and output L-C filters are provided internally for low ripple and noise. To further reduce output ripple and noise, a small ceramic capacitor, 1 μF to 10 μF , can be added at the output. Most application specific ripple requirements can be met with the addition of output capacitors alone. External output capacitance can be added up to the maximum listed in Section 3.2.


6.1.3 Source Impedance

The impedance of the 28 V input source can interact with the DC-DC converter and can affect performance. High source impedance is often caused by a long input cable or components added in series with the input. Source resistance will cause a DC voltage drop as the converter draws DC input current. This voltage drop is simply the cable resistance multiplied by the input current at low line. The voltage drop and the actual voltage at the input to the converter will determine the minimum source voltage at which the converter will operate. A high source inductance can interact with the feedback control loop of the converter. VPT's EMI filters will usually isolate the source and eliminate this problem. In some cases, additional input capacitance will be needed to stabilize the system.

6.1.4 Output Configurations

Since the converter is isolated, the outputs can be used as a traditional dual-output, with a positive and negative voltage referenced to OUTCOM, or as a single-ended output referenced to $-V_{\text{OUT}}$ or $+V_{\text{OUT}}$. For example, the VSC15-2812D can provide +12 V and -12 V in the traditional dual output configuration, or can provide +24 V referenced to $-V_{\text{OUT}}$, or -24 V referenced to $+V_{\text{OUT}}$ in single-ended configuration. In the single-ended configuration, the OUTCOM pin will be at +12 V relative to $-V_{\text{OUT}}$.


The outputs of multiple converters can be stacked in series to provide higher voltages. When outputs of multiple modules are stacked, they naturally share the load. For example, two VSC15-2812D converters can be stacked to provide a 48 V output at 30 W.



6.2 FUNCTION DESCRIPTIONS

6.2.1 On/Off Control (Inhibit)

The INH (Inhibit) pin is a primary-side control pin referenced to INCOM. The INH pin must be driven using an open collector or open drain configuration. Pulling the INH pin low disables the converter output, removes bias voltage from internal control circuitry, and puts the converter in a state of minimum input current draw. Leaving INH open enables the output, allowing the converter to operate normally. The pin must be pulled below 1.5 V to disable the output. An optional capacitor from INH to INCOM may be used to delay turn-on. The INH pin should be left open if not used.



6.3 PROTECTION FEATURES

6.3.1 Input Undervoltage Lockout

The VSC15-2800D Series provides input undervoltage lockout protection. For input voltages below the turn-on voltage, the converter will remain off, drawing minimal current from the source. When the input voltage exceeds the turn-on voltage, the converter will start. The lockout circuit is designed to tolerate slow ramping input voltage waveforms.

6.3.2 Output Soft Start

The VSC15-2800D Series utilizes an output soft-start function to ramp the output in a controlled manner, eliminating output voltage overshoot and limiting inrush current at turn on. A voltage-mode soft-start ensures the output waveform remains consistent regardless of changes in the load current. The output rise time is approximately 8 ms. The soft-start function is active whether the module is turned on with an application of input voltage or from release of the inhibit pin. Under normal conditions, current drawn from the source during turn-on will not exceed the full-load input current. The turn-on delay time is specified from the application of input voltage (or release of the inhibit pin) until the output reaches 90% of its final value.

6.3.3 Output Overcurrent Protection

The VSC15-2800D Series provides output overcurrent and output short circuit protection. During a load fault condition, a constant output current control circuit reduces the converter duty cycle to limit the output current to approximately 135% of its rated value. The converter will continue to provide constant current into any overload or short circuit condition. This feature allows the converter to start into any capacitive load. Recovery is automatic and immediate upon removal of the fault condition. Sustained short circuit or overload operation can cause excessive power dissipation. Care should be taken to control the operating temperature of the converter in this condition.

6.4 THERMAL CONSIDERATIONS

The VSC15-2800D Series is rated for full power operation at 100 °C. Operation above 100 °C is allowed at reduced power. Specifically, the output power should be derated linearly from full power at 100 °C to half power at 105 °C and to zero power at 110 °C. The operating temperature of the converter is specified on the baseplate of the converter. The converter is designed to be conduction-cooled, with the baseplate mounted to a heat sink, chassis, PCB or other thermal surface.

The DC-DC converter contains many semiconductor components. The maximum temperature rise from junction to case is 14 °C at full load.

6.5 RADIATION HARDNESS ASSURANCE

VPT takes a conservative approach to radiation testing to ensure product performance in a space environment. VPT's internal Space COTS Radiation Hardness Assurance (RHA) plan documents VPT's processes and procedures for assuring the performance of VPT Space COTS products under various environmental conditions in space including Total Ionizing Dose (TID) and Single-Event Effects (SEE). Additionally, the converters were characterized for Enhanced Low Dose Rate Sensitivity (ELDRS) by testing samples at 50 mrad(Si)/s to 30 krad(Si). Radiation tolerance is assured by a combination of both module-level characterization and sample HDR TID testing of sequestered lots of all sensitive semiconductor piece-parts used within the module.

6.5.1 Radiation Test and Performance Levels

Radiation Environment		Piece Part RLAT	Module-Level Characterization
Total Ionizing Dose (TID)	High Dose Rate (HDR)	30 krad(Si)	30 krad(Si)
	Low Dose Rate (LDR)	---	30 krad(Si)
Single-Event Effects (SEE)	Destructive (SEB, SEGR, SEL)	Not applicable	≥ 30 MeV/mg/cm ²
	Non-Destructive (SET, SEU, SEFI)	Not applicable	≥ 30 MeV/mg/cm ²

6.5.2 RHA Plan Summary

Test	RHA Plan for VSC Series Isolated DC-DC Converters
Total Ionizing Dose (TID):	Sensitive semiconductor components undergo RLAT to 40 krad(Si) per MIL-STD-883 Method 1019. Converters are characterized to 30 krad(Si).
Enhanced Low Dose Rate Sensitivity (ELDRS):	Converters were tested at 50 mrad(Si)/s up to 30 krad(Si).
Single Event Effects (SEE):	Converters are characterized to LET ≥ 42 MeV/mg/cm ² for catastrophic events (SEL, SEB, SEGR) and to LET ≥ 30 MeV/mg/cm ² for transients (SET) and functional interrupts (SEFI) under heavy ion exposure.
Radiation Lot Acceptance Testing (RLAT):	All production lots of sensitive semiconductor components undergo a sample test for TID at HDR.

7.0 ENVIRONMENTAL SCREENING

Test	/ES+
Internal Visual	IPC-A-610, Class 3
Temperature Cycling	MIL-STD-883, Method 1010, Condition B, -55°C to +125°C, 10 Cycles
Burn In	96 hours at +100°C
Final Electrical ¹	-55 °C, 25 °C, 100 °C
External Visual	Internal Procedure

1. 100% R&R testing with all test data included in product shipment

8.0 ORDERING INFORMATION

VSC15-	28	05	D	/ES+
1	2	3	4	5

(1) Product Series	(2) Nominal Input Voltage	(3) Output Voltage	(4) Number of Outputs	(5) Screening Code
VSC15-	28 28 Volts	05 5 Volts 12 12 Volts 15 15 Volts	D Dual	/ES+

Please contact your sales representative or the VPT Inc. Sales Department for more information concerning additional environmental screening and testing, different input voltage, output voltage, power requirements, and source inspection.

10.0 CONTACT INFORMATION

To request a quotation or place orders please contact your sales representative or the VPT, Inc. Sales Department at:

Phone: (425) 353-3010
Fax: (425) 353-4030
E-mail: vptsales@vptpower.com

All information contained in this datasheet is believed to be accurate, however, no responsibility is assumed for possible errors or omissions. The products or specifications contained herein are subject to change without notice.


11.0 ADDITIONAL INFORMATION

Visit the VPT website for additional technical resources, including:

[Product Catalogs](#)



[Application Notes and White Papers](#)



[Technical Video Labs](#)



[Additional Products For Avionics/Military, Hi-Rel COTS, and Space Applications](#)

